Abstract-In this paper we present different large-scale heterogeneous integration technologies for optical MEMS that enable the integration of optical MEMS with standard CMOSbased ICs. Examples that are presented include various monocrystalline silicon micro-mirror arrays and infrared bolometer arrays.
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I. HETEROGENEOUS INTEGRATION TECHNOLOGIES AND IMPLEMENTED OPTICAL MEMS DEVICES
With heterogeneous integration we refer to wafer-to-wafer and chip-to-wafer joining, processing and interconnecting materials and components that are prepared with different technologies including micro-electromechanical systems (MEMS), micro-opto-electromechanical systems (MOEMS), photonics, electronic integrated circuits (ICs) and emerging nano-electromechanical systems (NEMS). Fig. 1 and 2 show examples of schematic process schemes for wafer-to-wafer heterogeneous integration using a via-first and a via-last process respectively. One of the early heterogeneously integrated MOEMS devices using metal bump bonding (viafirst) is the mono-crystalline silicon mirror array shown in Fig.  3 [1] . The first mono-silicon mirror array that was fully integrated with functional CMOS ICs was manufactured with a variation of the process illustrated in Fig. 1 and is shown in Fig. 4 . Each mirror pixel is 1 mm x 1 mm in size [2] . . Therefore the device layer can be released from the handle wafer or the handle wafer can be sacrificially removed. Thereafter the MOEMS devices are defined and connected to the target wafer and the bond layer is sacrificially etched to obtain suspended MOEMS, MEMS or NEMS devices [3] . Fig. 3 . Mono-crystalline silicon mirror array manufactured with CMOS compatible heterogeneous integration process using metal bump bonding [1] . Fig. 4 . Mono-crystalline silicon mirror integrated on top of IC electronics using the heterogeneous integration process illustrated in Fig. 1 . Each mirror pixel is 1 mm x 1 mm in size [2] .
General advantages of via-last heterogeneous integration processes such as the one shown in Fig. 2 are that vias with extremely small dimensions of below 2-3 µm can be implemented. In case of the transfer of unpatterned layers no accurate wafer-to-wafer alignment is needed during bonding. 
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This enables extremely accurate positioning of the MOEMS components on the target wafer, which is limited only by the overlay accuracy of the used lithographical processes. Via-last heterogeneous integration processes based on adhesive wafer bonding [3, 4] have been implemented for a number of MOEMS and MEMS devices, including infrared bolometer arrays [5, 6] , mono-crystalline silicon micro-mirror arrays [7] [8] [9] and radio frequency meta-material surfaces [10] . Fig. 5 shows an infrared bolometer array with a pixel size of 40 µm x 40 µm and vias with a diameter of 3 µm [5] . Fig. 6 shows piston-type mono-crystalline silicon micro-mirrors with a pixel size of 40 µm x 40 µm [8] . Fig. 7 shows an array of tilting mono-crystalline silicon micro-mirrors with a pixel size of 16 µm x 16 µm and with 2 µm diameter vias. For some applications wafer-to-wafer heterogeneous integration technologies are not a cost-efficient solution. This is for example the case in situations where the manufacturing yield of one or both components to be integrated is low, where the components are very different in size and/or where both components are complex and expensive. Also, some materials such as silicon and more expensive photonic III-V materials may not be available in identical standard wafer sizes. These problems are being addressed by modified or new heterogeneous integration techniques such as localized material placement [11] and selective device distribution [12] . Fig. 8 shows an elegant and cost-efficient process using dieto-wafer placement with subsequent wafer-level device and via processing, enabling extremely high integration densities. Fig. 8 . Die-to-wafer placement of device materials and subsequent wafer-level via formation, processing and release etch of the MOEMS, MEMS or NEMS components [11] .
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